Commit 9742c5e1 authored by Arnd Bergmann's avatar Arnd Bergmann
Browse files

Merge tag 'socfpga_dts_update_for_v5.7_part2' of... 

Merge tag 'socfpga_dts_update_for_v5.7_part2' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/dt

SoCFPGA DTS updates for v5.7, part 2
- Add ptp_ref clock to ethernet nodes for Arria10

* tag 'socfpga_dts_update_for_v5.7_part2' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: socfpga: arria10: Add ptp_ref clock to ethernet nodes

Link: https://lore.kernel.org/r/20200325160745.793-1-dinguyen@kernel.org


Signed-off-by: default avatarArnd Bergmann <arnd@arndb.de>
parents 4287ec9a bd76a4f9

arch/arm/boot/dts/socfpga_arria10.dtsi

+6 −6
Original line number Diff line number Diff line
@@ -431,8 +431,8 @@ 
			snps,perfect-filter-entries = <128>;

			tx-fifo-depth = <4096>;

			rx-fifo-depth = <16384>;

			clocks = <&l4_mp_clk>;

			clock-names = "stmmaceth";

			clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;

			clock-names = "stmmaceth", "ptp_ref";

			resets = <&rst EMAC0_RESET>, <&rst EMAC0_OCP_RESET>;

			reset-names = "stmmaceth", "stmmaceth-ocp";

			snps,axi-config = <&socfpga_axi_setup>;
@@ -451,8 +451,8 @@ 
			snps,perfect-filter-entries = <128>;

			tx-fifo-depth = <4096>;

			rx-fifo-depth = <16384>;

			clocks = <&l4_mp_clk>;

			clock-names = "stmmaceth";

			clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;

			clock-names = "stmmaceth", "ptp_ref";

			resets = <&rst EMAC1_RESET>, <&rst EMAC1_OCP_RESET>;

			reset-names = "stmmaceth", "stmmaceth-ocp";

			snps,axi-config = <&socfpga_axi_setup>;
@@ -471,8 +471,8 @@ 
			snps,perfect-filter-entries = <128>;

			tx-fifo-depth = <4096>;

			rx-fifo-depth = <16384>;

			clocks = <&l4_mp_clk>;

			clock-names = "stmmaceth";

			clocks = <&l4_mp_clk>, <&peri_emac_ptp_clk>;

			clock-names = "stmmaceth", "ptp_ref";

			resets = <&rst EMAC2_RESET>, <&rst EMAC2_OCP_RESET>;

			reset-names = "stmmaceth", "stmmaceth-ocp";

			snps,axi-config = <&socfpga_axi_setup>;

CRA Git | Maintained and supported by SUSTech CRA and CCSE