Skip to content
Commit fcc5f9da authored by Francois Ramu's avatar Francois Ramu Committed by Benjamin Cabé
Browse files

dts: bindings: pll i2s for the stm32f412 has a Q divider 



There is a Q-divider factor [2..15] for the stm32f412 serie
which supplies the 48MHz clock.

Signed-off-by: default avatarFrancois Ramu <francois.ramu@st.com>
parent 15bdefec
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE