Skip to content
Commit de1cd062 authored by Jimmy Zheng's avatar Jimmy Zheng Committed by Fabio Baltieri
Browse files

soc: riscv: andes_v5: update ae350 linker.ld 



Synchronize ae350 linker.ld with riscv generic linker.ld and workaround
kernel object address may be 0x0 in XIP system.

Signed-off-by: default avatarJimmy Zheng <jimmyzhe@andestech.com>
parent ca72a0a4
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE