Commit fdf9c17b authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Masahiro Yamada
Browse files

arm64: dts: uniphier: Set SCSSI clock and reset IDs for each channel 



Currently common clock and reset IDs were used, however, each clock and
reset ID should be used for each channel.

Fixes: 925c5c32 ("arm64: dts: uniphier: add SPI node for LD20, LD11 and PXs3")
Signed-off-by: default avatarKunihiko Hayashi <hayashi.kunihiko@socionext.com>
Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent 4b7d3743

arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -143,8 +143,8 @@ 
			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;

			clocks = <&peri_clk 11>;

			resets = <&peri_rst 11>;

			clocks = <&peri_clk 12>;

			resets = <&peri_rst 12>;

		};



		serial0: serial@54006800 {

arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi

+6 −6
Original line number Diff line number Diff line
@@ -248,8 +248,8 @@ 
			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;

			clocks = <&peri_clk 11>;

			resets = <&peri_rst 11>;

			clocks = <&peri_clk 12>;

			resets = <&peri_rst 12>;

		};



		spi2: spi@54006200 {
@@ -259,8 +259,8 @@ 
			interrupts = <0 229 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi2>;

			clocks = <&peri_clk 11>;

			resets = <&peri_rst 11>;

			clocks = <&peri_clk 13>;

			resets = <&peri_rst 13>;

		};



		spi3: spi@54006300 {
@@ -270,8 +270,8 @@ 
			interrupts = <0 230 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi3>;

			clocks = <&peri_clk 11>;

			resets = <&peri_rst 11>;

			clocks = <&peri_clk 14>;

			resets = <&peri_rst 14>;

		};



		serial0: serial@54006800 {

arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi

+2 −2
Original line number Diff line number Diff line
@@ -207,8 +207,8 @@ 
			interrupts = <0 216 4>;

			pinctrl-names = "default";

			pinctrl-0 = <&pinctrl_spi1>;

			clocks = <&peri_clk 11>;

			resets = <&peri_rst 11>;

			clocks = <&peri_clk 12>;

			resets = <&peri_rst 12>;

		};



		serial0: serial@54006800 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE