Commit 4b7d3743 authored by Kunihiko Hayashi's avatar Kunihiko Hayashi Committed by Masahiro Yamada
Browse files

arm64: dts: uniphier: Add nodes of thermal monitor and thermal zone for PXs3 



Add nodes of thermal monitor and thermal zone for UniPhier PXs3 SoC.
The thermal monitor node is included in sysctrl. This patch gives the
default value for PXs3 in the same way as LD20.

Signed-off-by: default avatarKunihiko Hayashi <hayashi.kunihiko@socionext.com>
Signed-off-by: default avatarMasahiro Yamada <yamada.masahiro@socionext.com>
parent 71663b33

arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi

+43 −0
Original line number Diff line number Diff line
@@ -7,6 +7,7 @@ 


#include <dt-bindings/gpio/gpio.h>

#include <dt-bindings/gpio/uniphier-gpio.h>

#include <dt-bindings/thermal/thermal.h>



/ {

	compatible = "socionext,uniphier-pxs3";
@@ -42,6 +43,7 @@ 
			clocks = <&sys_clk 33>;

			enable-method = "psci";

			operating-points-v2 = <&cluster0_opp>;

			#cooling-cells = <2>;

		};



		cpu1: cpu@1 {
@@ -51,6 +53,7 @@ 
			clocks = <&sys_clk 33>;

			enable-method = "psci";

			operating-points-v2 = <&cluster0_opp>;

			#cooling-cells = <2>;

		};



		cpu2: cpu@2 {
@@ -60,6 +63,7 @@ 
			clocks = <&sys_clk 33>;

			enable-method = "psci";

			operating-points-v2 = <&cluster0_opp>;

			#cooling-cells = <2>;

		};



		cpu3: cpu@3 {
@@ -69,6 +73,7 @@ 
			clocks = <&sys_clk 33>;

			enable-method = "psci";

			operating-points-v2 = <&cluster0_opp>;

			#cooling-cells = <2>;

		};

	};
@@ -136,6 +141,37 @@ 
			     <1 10 4>;

	};



	thermal-zones {

		cpu-thermal {

			polling-delay-passive = <250>;	/* 250ms */

			polling-delay = <1000>;		/* 1000ms */

			thermal-sensors = <&pvtctl>;



			trips {

				cpu_crit: cpu-crit {

					temperature = <110000>;	/* 110C */

					hysteresis = <2000>;

					type = "critical";

				};

				cpu_alert: cpu-alert {

					temperature = <100000>;	/* 100C */

					hysteresis = <2000>;

					type = "passive";

				};

			};



			cooling-maps {

				map0 {

					trip = <&cpu_alert>;

					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,

							 <&cpu1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,

							 <&cpu2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,

							 <&cpu3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;

				};

			};

		};

	};



	reserved-memory {

		#address-cells = <2>;

		#size-cells = <2>;
@@ -496,6 +532,13 @@ 
			watchdog {

				compatible = "socionext,uniphier-wdt";

			};



			pvtctl: pvtctl {

				compatible = "socionext,uniphier-pxs3-thermal";

				interrupts = <0 3 4>;

				#thermal-sensor-cells = <0>;

				socionext,tmod-calibration = <0x0f22 0x68ee>;

			};

		};



		eth0: ethernet@65000000 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE