Commit fdcf9ea3 authored by Christophe Kerello's avatar Christophe Kerello Committed by Alexandre Torgue
Browse files

ARM: dts: stm32: add FMC2 EBI support for stm32mp157c 



This patch adds FMC2 External Bus Interface support on stm32mp157c.

Signed-off-by: default avatarChristophe Kerello <christophe.kerello@st.com>
Signed-off-by: default avatarAlexandre Torgue <alexandre.torgue@st.com>
parent bae2b7f6

arch/arm/boot/dts/stm32mp151.dtsi

+29 −14
Original line number Diff line number Diff line
@@ -1302,23 +1302,38 @@ 
			dma-requests = <48>;

		};



		fmc: nand-controller@58002000 {

			compatible = "st,stm32mp15-fmc2";

			reg = <0x58002000 0x1000>,

			      <0x80000000 0x1000>,

			      <0x88010000 0x1000>,

			      <0x88020000 0x1000>,

			      <0x81000000 0x1000>,

			      <0x89010000 0x1000>,

			      <0x89020000 0x1000>;

			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;

			dmas = <&mdma1 20 0x10 0x12000a02 0x0 0x0>,

			       <&mdma1 20 0x10 0x12000a08 0x0 0x0>,

			       <&mdma1 21 0x10 0x12000a0a 0x0 0x0>;

			dma-names = "tx", "rx", "ecc";

		fmc: memory-controller@58002000 {

			#address-cells = <2>;

			#size-cells = <1>;

			compatible = "st,stm32mp1-fmc2-ebi";

			reg = <0x58002000 0x1000>;

			clocks = <&rcc FMC_K>;

			resets = <&rcc FMC_R>;

			status = "disabled";



			ranges = <0 0 0x60000000 0x04000000>, /* EBI CS 1 */

				 <1 0 0x64000000 0x04000000>, /* EBI CS 2 */

				 <2 0 0x68000000 0x04000000>, /* EBI CS 3 */

				 <3 0 0x6c000000 0x04000000>, /* EBI CS 4 */

				 <4 0 0x80000000 0x10000000>; /* NAND */



			nand-controller@4,0 {

				#address-cells = <1>;

				#size-cells = <0>;

				compatible = "st,stm32mp1-fmc2-nfc";

				reg = <4 0x00000000 0x1000>,

				      <4 0x08010000 0x1000>,

				      <4 0x08020000 0x1000>,

				      <4 0x01000000 0x1000>,

				      <4 0x09010000 0x1000>,

				      <4 0x09020000 0x1000>;

				interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;

				dmas = <&mdma1 20 0x2 0x12000a02 0x0 0x0>,

				       <&mdma1 20 0x2 0x12000a08 0x0 0x0>,

				       <&mdma1 21 0x2 0x12000a0a 0x0 0x0>;

				dma-names = "tx", "rx", "ecc";

				status = "disabled";

			};

		};



		qspi: spi@58003000 {

arch/arm/boot/dts/stm32mp157c-ev1.dts

+9 −7
Original line number Diff line number Diff line
@@ -158,8 +158,9 @@ 
	pinctrl-0 = <&fmc_pins_a>;

	pinctrl-1 = <&fmc_sleep_pins_a>;

	status = "okay";

	#address-cells = <1>;

	#size-cells = <0>;



	nand-controller@4,0 {

		status = "okay";



		nand@0 {

			reg = <0>;
@@ -168,6 +169,7 @@ 
			#size-cells = <1>;

		};

	};

};



&i2c2 {

	pinctrl-names = "default", "sleep";

CRA Git | Maintained and supported by SUSTech CRA and CCSE