Commit f0e5405b authored by Ulrich Hecht's avatar Ulrich Hecht Committed by Matthias Brugger
Browse files

arm64: dts: mt8173: Add capacity-dmips-mhz attributes 



Dhrystone benchmark on Acer Chromebook R13 CB5-312T:
A72: 15698587 dps @ 1807 MHz
A53:  7598784 dps @ 1703 MHz

Signed-off-by: default avatarUlrich Hecht <uli-qwV78thtvt0@public.gmane.org>
Link: https://lore.kernel.org/r/1563529816-3992-1-git-send-email-uli@fpond.eu


Signed-off-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
parent f0210518

arch/arm64/boot/dts/mediatek/mt8173.dtsi

+4 −0
Original line number Diff line number Diff line
@@ -167,6 +167,7 @@ 
				 <&apmixedsys CLK_APMIXED_MAINPLL>;

			clock-names = "cpu", "intermediate";

			operating-points-v2 = <&cluster0_opp>;

			capacity-dmips-mhz = <526>;

		};



		cpu1: cpu@1 {
@@ -181,6 +182,7 @@ 
				 <&apmixedsys CLK_APMIXED_MAINPLL>;

			clock-names = "cpu", "intermediate";

			operating-points-v2 = <&cluster0_opp>;

			capacity-dmips-mhz = <526>;

		};



		cpu2: cpu@100 {
@@ -195,6 +197,7 @@ 
				 <&apmixedsys CLK_APMIXED_MAINPLL>;

			clock-names = "cpu", "intermediate";

			operating-points-v2 = <&cluster1_opp>;

			capacity-dmips-mhz = <1024>;

		};



		cpu3: cpu@101 {
@@ -209,6 +212,7 @@ 
				 <&apmixedsys CLK_APMIXED_MAINPLL>;

			clock-names = "cpu", "intermediate";

			operating-points-v2 = <&cluster1_opp>;

			capacity-dmips-mhz = <1024>;

		};



		idle-states {

CRA Git | Maintained and supported by SUSTech CRA and CCSE