Commit e59bb7be authored Jul 25, 2018 by Takeshi Kihara Committed by Geert Uytterhoeven Aug 27, 2018

clk: renesas: r8a77965: Add SATA clock



This patch adds SATA clock to the R8A77965 SoC.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[wsa: rebased to upstream base]
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>

parent f3824deb

drivers/clk/renesas/r8a77965-cpg-mssr.c

+1 −0

Original line number	Diff line number	Diff line
		@@ -193,6 +193,7 @@ static const struct mssr_mod_clk r8a77965_mod_clks[] __initconst = {
		DEF_MOD("vin1", 810, R8A77965_CLK_S0D2),
		DEF_MOD("vin0", 811, R8A77965_CLK_S0D2),
		DEF_MOD("etheravb", 812, R8A77965_CLK_S0D6),
		DEF_MOD("sata0", 815, R8A77965_CLK_S3D2),
		DEF_MOD("imr1", 822, R8A77965_CLK_S0D2),
		DEF_MOD("imr0", 823, R8A77965_CLK_S0D2),

Admin message