Commit e3569fab authored by Tom St Denis's avatar Tom St Denis Committed by Alex Deucher
Browse files

drm/amd/amdgpu: Fix SQ_DEBUG_STS_GLOBAL* registers 



Forgot to subtract the SOC15 IP offsetand add the BASE_IDX values.

Signed-off-by: default avatarTom St Denis <tom.stdenis@amd.com>
Reviewed-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent d31bdabb

drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_offset.h

+4 −2
Original line number Diff line number Diff line
@@ -21,8 +21,10 @@ 
#ifndef _gc_10_1_0_OFFSET_HEADER

#define _gc_10_1_0_OFFSET_HEADER









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x2309









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x2310









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309









#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310









#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0

















// addressBlock: gc_sdma0_sdma0dec









// base address: 0x4980

























drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_3_0_offset.h



+4
−2






























Original line number
Diff line number
Diff line







@@ -22,8 +22,10 @@







#ifndef _gc_10_3_0_OFFSET_HEADER









#define _gc_10_3_0_OFFSET_HEADER

















#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x2309









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x2310









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309









#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310









#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0

















// addressBlock: gc_sdma0_sdma0dec









// base address: 0x4980

























drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_0_offset.h



+6
−3






























Original line number
Diff line number
Diff line







@@ -21,9 +21,12 @@







#ifndef _gc_9_0_OFFSET_HEADER









#define _gc_9_0_OFFSET_HEADER

















#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x2309









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x2310









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x2311









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309









#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310









#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x0311









#define mmSQ_DEBUG_STS_GLOBAL3_BASE_IDX                                                                0

















// addressBlock: gc_grbmdec









// base address: 0x8000
































drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h



+6
−3






























Original line number
Diff line number
Diff line







@@ -21,9 +21,12 @@







#ifndef _gc_9_1_OFFSET_HEADER









#define _gc_9_1_OFFSET_HEADER

















#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x2309









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x2310









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x2311









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309









#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310









#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x0311









#define mmSQ_DEBUG_STS_GLOBAL3_BASE_IDX                                                                0

















// addressBlock: gc_grbmdec









// base address: 0x8000
































drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_2_1_offset.h



+6
−3






























Original line number
Diff line number
Diff line







@@ -21,9 +21,12 @@







#ifndef _gc_9_2_1_OFFSET_HEADER









#define _gc_9_2_1_OFFSET_HEADER

















#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x2309









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x2310









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x2311









#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309









#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0









#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310









#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0









#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x0311









#define mmSQ_DEBUG_STS_GLOBAL3_BASE_IDX                                                                0

















// addressBlock: gc_grbmdec









// base address: 0x8000


































































CRA Git | Maintained and supported by SUSTech CRA and CCSE