Commit d3b9f39d authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/display: fix the build without CONFIG_DRM_AMD_DC_DSC_SUPPORT 



Some code was missing the CONFIG_DRM_AMD_DC_DSC_SUPPORT guard.

Reviewed-by: default avatarNicholas Kazlauskas <nicholas.kazlauskas@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent f2bd8a0e

drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hwseq.c

+2 −0
Original line number Diff line number Diff line
@@ -630,9 +630,11 @@ static void dcn20_init_hw(struct dc *dc) 
		}

	}



#ifdef CONFIG_DRM_AMD_DC_DSC_SUPPORT

	/* Power gate DSCs */

	for (i = 0; i < res_pool->res_cap->num_dsc; i++)

		dcn20_dsc_pg_control(hws, res_pool->dscs[i]->inst, false);

#endif



	/* Blank pixel data with OPP DPG */

	for (i = 0; i < dc->res_pool->timing_generator_count; i++) {

CRA Git | Maintained and supported by SUSTech CRA and CCSE