Commit af04bb85 authored by David Daney's avatar David Daney Committed by Ralf Baechle
Browse files

MIPS: Probe for new OCTEON CPU/SoC types. 



Add probing for CNF71XX, CN78XX and CN70XX.

Signed-off-by: default avatarDavid Daney <david.daney@cavium.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/5635/


Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 71a8b7d8

arch/mips/kernel/cpu-probe.c

+7 −0
Original line number Diff line number Diff line
@@ -852,10 +852,17 @@ platform: 
	case PRID_IMP_CAVIUM_CN63XX:

	case PRID_IMP_CAVIUM_CN66XX:

	case PRID_IMP_CAVIUM_CN68XX:

	case PRID_IMP_CAVIUM_CNF71XX:

		c->cputype = CPU_CAVIUM_OCTEON2;

		__cpu_name[cpu] = "Cavium Octeon II";

		set_elf_platform(cpu, "octeon2");

		break;

	case PRID_IMP_CAVIUM_CN70XX:

	case PRID_IMP_CAVIUM_CN78XX:

		c->cputype = CPU_CAVIUM_OCTEON3;

		__cpu_name[cpu] = "Cavium Octeon III";

		set_elf_platform(cpu, "octeon3");

		break;

	default:

		printk(KERN_INFO "Unknown Octeon chip!\n");

		c->cputype = CPU_UNKNOWN;

CRA Git | Maintained and supported by SUSTech CRA and CCSE