Commit aeccf898 authored by Shaohui Xie's avatar Shaohui Xie Committed by Kumar Gala
Browse files

powerpc/p2041rdb: add NAND node in device tree 



NAND on p2041 uses CS1 as chip select.

Signed-off-by: default avatarShaohui Xie <Shaohui.Xie@freescale.com>
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent b048b4e1

arch/powerpc/boot/dts/p2041rdb.dts

+40 −1
Original line number Diff line number Diff line
@@ -121,7 +121,8 @@ 


	lbc: localbus@ffe124000 {

		reg = <0xf 0xfe124000 0 0x1000>;

		ranges = <0 0 0xf 0xe8000000 0x08000000>;

		ranges = <0 0 0xf 0xe8000000 0x08000000

			  1 0 0xf 0xffa00000 0x00040000>;



		flash@0,0 {

			compatible = "cfi-flash";
@@ -129,6 +130,44 @@ 
			bank-width = <2>;

			device-width = <2>;

		};



		nand@1,0 {

			#address-cells = <1>;

			#size-cells = <1>;

			compatible = "fsl,elbc-fcm-nand";

			reg = <0x1 0x0 0x40000>;



			partition@0 {

				label = "NAND U-Boot Image";

				reg = <0x0 0x02000000>;

				read-only;

			};



			partition@2000000 {

				label = "NAND Root File System";

				reg = <0x02000000 0x10000000>;

			};



			partition@12000000 {

				label = "NAND Compressed RFS Image";

				reg = <0x12000000 0x08000000>;

			};



			partition@1a000000 {

				label = "NAND Linux Kernel Image";

				reg = <0x1a000000 0x04000000>;

			};



			partition@1e000000 {

				label = "NAND DTB Image";

				reg = <0x1e000000 0x01000000>;

			};



			partition@1f000000 {

				label = "NAND Writable User area";

				reg = <0x1f000000 0x01000000>;

			};

		};

	};



	pci0: pcie@ffe200000 {

CRA Git | Maintained and supported by SUSTech CRA and CCSE