Commit ab65a371 authored by Prike Liang's avatar Prike Liang Committed by Alex Deucher
Browse files

drm/amd/powerplay: map mclk to fclk for COMBINATIONAL_BYPASS case 



When hit COMBINATIONAL_BYPASS the mclk will be bypass and can export
fclk frequency to user usage.

Signed-off-by: default avatarPrike Liang <Prike.Liang@amd.com>
Reviewed-by: default avatarEvan Quan <evan.quan@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
parent 80381d40

drivers/gpu/drm/amd/powerplay/renoir_ppt.c

+3 −3
Original line number Diff line number Diff line
@@ -111,8 +111,8 @@ static struct smu_12_0_cmn2aisc_mapping renoir_clk_map[SMU_CLK_COUNT] = { 
	CLK_MAP(GFXCLK, CLOCK_GFXCLK),

	CLK_MAP(SCLK,	CLOCK_GFXCLK),

	CLK_MAP(SOCCLK, CLOCK_SOCCLK),

	CLK_MAP(UCLK, CLOCK_UMCCLK),

	CLK_MAP(MCLK, CLOCK_UMCCLK),

	CLK_MAP(UCLK, CLOCK_FCLK),

	CLK_MAP(MCLK, CLOCK_FCLK),

};



static struct smu_12_0_cmn2aisc_mapping renoir_table_map[SMU_TABLE_COUNT] = {
@@ -280,7 +280,7 @@ static int renoir_print_clk_levels(struct smu_context *smu, 
		break;

	case SMU_MCLK:

		count = NUM_MEMCLK_DPM_LEVELS;

		cur_value = metrics.ClockFrequency[CLOCK_UMCCLK];

		cur_value = metrics.ClockFrequency[CLOCK_FCLK];

		break;

	case SMU_DCEFCLK:

		count = NUM_DCFCLK_DPM_LEVELS;

CRA Git | Maintained and supported by SUSTech CRA and CCSE