Commit a53a28dc authored by Chris Brandt's avatar Chris Brandt Committed by Geert Uytterhoeven
Browse files

clk: renesas: r7s9210: Add SPI clocks 



Add RSPI clocks for RZ/A2.

Signed-off-by: default avatarChris Brandt <chris.brandt@renesas.com>
Reviewed-by: default avatarSimon Horman <horms+renesas@verge.net.au>
Signed-off-by: default avatarGeert Uytterhoeven <geert+renesas@glider.be>
parent 4cb1480f

drivers/clk/renesas/r7s9210-cpg-mssr.c

+3 −0
Original line number Diff line number Diff line
@@ -95,6 +95,9 @@ static const struct mssr_mod_clk r7s9210_mod_clks[] __initconst = { 
	DEF_MOD_STB("i2c1",	 86,	R7S9210_CLK_P1),

	DEF_MOD_STB("i2c0",	 87,	R7S9210_CLK_P1),



	DEF_MOD_STB("spi2",	 95,	R7S9210_CLK_P1),

	DEF_MOD_STB("spi1",	 96,	R7S9210_CLK_P1),

	DEF_MOD_STB("spi0",	 97,	R7S9210_CLK_P1),

};



/* The clock dividers in the table vary based on DT and register settings */

CRA Git | Maintained and supported by SUSTech CRA and CCSE