Commit 64fea74a authored by Yong Wu's avatar Yong Wu Committed by Joerg Roedel
Browse files

memory: mtk-smi: Add gals support 



In some SoCs like mt8183, SMI add GALS(Global Async Local Sync) module
which can help synchronize for the modules in different clock frequency.
It can be seen as a "asynchronous fifo". This is a example diagram:

            M4U
             |
         ----------
         |        |
     gals0-rx   gals1-rx
         |        |
         |        |
     gals0-tx   gals1-tx
         |        |
        ------------
         SMI Common
        ------------
             |
  +-----+--------+-----+- ...
  |     |        |     |
  |  gals-rx  gals-rx  |
  |     |        |     |
  |     |        |     |
  |  gals-tx  gals-tx  |
  |     |        |     |
larb1 larb2   larb3  larb4

GALS only help transfer the command/data while it doesn't have the
configuring register, thus it has the special "smi" clock and doesn't
have the "apb" clock. From the diagram above, we add "gals0" and
"gals1" clocks for smi-common and add a "gals" clock for smi-larb.

This patch adds gals clock supporting in the SMI. Note that some larbs
may still don't have the "gals" clock like larb1 and larb4 above.

This is also a preparing patch for mt8183 which has GALS.

CC: Matthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: default avatarYong Wu <yong.wu@mediatek.com>
Reviewed-by: default avatarEvan Green <evgreen@chromium.org>
Reviewed-by: default avatarMatthias Brugger <matthias.bgg@gmail.com>
Signed-off-by: default avatarJoerg Roedel <jroedel@suse.de>
parent 2b326d8b

drivers/memory/mtk-smi.c

+36 −0
Original line number Diff line number Diff line
@@ -48,6 +48,7 @@ enum mtk_smi_gen { 


struct mtk_smi_common_plat {

	enum mtk_smi_gen gen;

	bool             has_gals;

};



struct mtk_smi_larb_gen {
@@ -55,11 +56,13 @@ struct mtk_smi_larb_gen { 
	int port_in_larb[MTK_LARB_NR_MAX + 1];

	void (*config_port)(struct device *);

	unsigned int			larb_direct_to_common_mask;

	bool				has_gals;

};



struct mtk_smi {

	struct device			*dev;

	struct clk			*clk_apb, *clk_smi;

	struct clk			*clk_gals0, *clk_gals1;

	struct clk			*clk_async; /*only needed by mt2701*/

	void __iomem			*smi_ao_base;
@@ -91,8 +94,20 @@ static int mtk_smi_enable(const struct mtk_smi *smi) 
	if (ret)

		goto err_disable_apb;



	ret = clk_prepare_enable(smi->clk_gals0);

	if (ret)

		goto err_disable_smi;



	ret = clk_prepare_enable(smi->clk_gals1);

	if (ret)

		goto err_disable_gals0;



	return 0;



err_disable_gals0:

	clk_disable_unprepare(smi->clk_gals0);

err_disable_smi:

	clk_disable_unprepare(smi->clk_smi);

err_disable_apb:

	clk_disable_unprepare(smi->clk_apb);

err_put_pm:
@@ -102,6 +117,8 @@ err_put_pm: 


static void mtk_smi_disable(const struct mtk_smi *smi)

{

	clk_disable_unprepare(smi->clk_gals1);

	clk_disable_unprepare(smi->clk_gals0);

	clk_disable_unprepare(smi->clk_smi);

	clk_disable_unprepare(smi->clk_apb);

	pm_runtime_put_sync(smi->dev);
@@ -302,6 +319,15 @@ static int mtk_smi_larb_probe(struct platform_device *pdev) 
	larb->smi.clk_smi = devm_clk_get(dev, "smi");

	if (IS_ERR(larb->smi.clk_smi))

		return PTR_ERR(larb->smi.clk_smi);



	if (larb->larb_gen->has_gals) {

		/* The larbs may still haven't gals even if the SoC support.*/

		larb->smi.clk_gals0 = devm_clk_get(dev, "gals");

		if (PTR_ERR(larb->smi.clk_gals0) == -ENOENT)

			larb->smi.clk_gals0 = NULL;

		else if (IS_ERR(larb->smi.clk_gals0))

			return PTR_ERR(larb->smi.clk_gals0);

	}

	larb->smi.dev = dev;



	if (larb->larb_gen->need_larbid) {
@@ -394,6 +420,16 @@ static int mtk_smi_common_probe(struct platform_device *pdev) 
	if (IS_ERR(common->clk_smi))

		return PTR_ERR(common->clk_smi);



	if (common->plat->has_gals) {

		common->clk_gals0 = devm_clk_get(dev, "gals0");

		if (IS_ERR(common->clk_gals0))

			return PTR_ERR(common->clk_gals0);



		common->clk_gals1 = devm_clk_get(dev, "gals1");

		if (IS_ERR(common->clk_gals1))

			return PTR_ERR(common->clk_gals1);

	}



	/*

	 * for mtk smi gen 1, we need to get the ao(always on) base to config

	 * m4u port, and we need to enable the aync clock for transform the smi

CRA Git | Maintained and supported by SUSTech CRA and CCSE