Commit 544d8b96 authored by Jonathan Marek's avatar Jonathan Marek Committed by Rob Clark
Browse files

drm/msm/dpu: update UBWC config for sm8150 and sm8250 



Update the UBWC registers to the right values for sm8150 and sm8250.

This removes broken dpu_hw_reset_ubwc, which doesn't work because the
"force blk offset to zero to access beginning of register region" hack is
copied from downstream, where mapped region starts 0x1000 below what is
used in the upstream driver.

Also simplifies the overly complicated change that was introduced in
e4f9bbe9 to work around dpu_hw_reset_ubwc being broken.

Signed-off-by: default avatarJonathan Marek <jonathan@marek.ca>
Signed-off-by: default avatarRob Clark <robdclark@chromium.org>
parent de321dcc

drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c

+0 −8
Original line number Diff line number Diff line
@@ -1088,7 +1088,6 @@ static void _dpu_encoder_virt_enable_helper(struct drm_encoder *drm_enc) 
{

	struct dpu_encoder_virt *dpu_enc = NULL;

	struct msm_drm_private *priv;

	struct dpu_kms *dpu_kms;

	int i;



	if (!drm_enc || !drm_enc->dev) {
@@ -1097,7 +1096,6 @@ static void _dpu_encoder_virt_enable_helper(struct drm_encoder *drm_enc) 
	}



	priv = drm_enc->dev->dev_private;

	dpu_kms = to_dpu_kms(priv->kms);



	dpu_enc = to_dpu_encoder_virt(drm_enc);

	if (!dpu_enc || !dpu_enc->cur_master) {
@@ -1105,12 +1103,6 @@ static void _dpu_encoder_virt_enable_helper(struct drm_encoder *drm_enc) 
		return;

	}



	if (dpu_enc->cur_master->hw_mdptop &&

			dpu_enc->cur_master->hw_mdptop->ops.reset_ubwc)

		dpu_enc->cur_master->hw_mdptop->ops.reset_ubwc(

				dpu_enc->cur_master->hw_mdptop,

				dpu_kms->catalog);



	_dpu_encoder_update_vsync_source(dpu_enc, &dpu_enc->disp_info);



	if (dpu_enc->disp_info.intf_type == DRM_MODE_ENCODER_DSI &&

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h

+4 −4
Original line number Diff line number Diff line
@@ -37,7 +37,9 @@ 
#define DPU_HW_VER_400	DPU_HW_VER(4, 0, 0) /* sdm845 v1.0 */

#define DPU_HW_VER_401	DPU_HW_VER(4, 0, 1) /* sdm845 v2.0 */

#define DPU_HW_VER_410	DPU_HW_VER(4, 1, 0) /* sdm670 v1.0 */

#define DPU_HW_VER_500	DPU_HW_VER(5, 0, 0) /* sdm855 v1.0 */

#define DPU_HW_VER_500	DPU_HW_VER(5, 0, 0) /* sm8150 v1.0 */

#define DPU_HW_VER_501	DPU_HW_VER(5, 0, 1) /* sm8150 v2.0 */

#define DPU_HW_VER_600	DPU_HW_VER(6, 0, 0) /* sm8250 */

#define DPU_HW_VER_620	DPU_HW_VER(6, 2, 0) /* sc7180 v1.0 */
@@ -65,10 +67,9 @@ enum { 
	DPU_HW_UBWC_VER_10 = 0x100,

	DPU_HW_UBWC_VER_20 = 0x200,

	DPU_HW_UBWC_VER_30 = 0x300,

	DPU_HW_UBWC_VER_40 = 0x400,

};



#define IS_UBWC_20_SUPPORTED(rev)       ((rev) >= DPU_HW_UBWC_VER_20)



/**

 * MDP TOP BLOCK features

 * @DPU_MDP_PANIC_PER_PIPE Panic configuration needs to be be done per pipe
@@ -447,7 +448,6 @@ struct dpu_clk_ctrl_reg { 
struct dpu_mdp_cfg {

	DPU_HW_BLK_INFO;

	u32 highest_bank_bit;

	u32 ubwc_static;

	u32 ubwc_swizzle;

	struct dpu_clk_ctrl_reg clk_ctrls[DPU_CLK_CTRL_MAX];

};

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_sspp.c

+15 −1
Original line number Diff line number Diff line
@@ -303,11 +303,25 @@ static void dpu_hw_sspp_setup_format(struct dpu_hw_pipe *ctx, 
		DPU_REG_WRITE(c, SSPP_FETCH_CONFIG,

			DPU_FETCH_CONFIG_RESET_VALUE |

			ctx->mdp->highest_bank_bit << 18);

		if (IS_UBWC_20_SUPPORTED(ctx->catalog->caps->ubwc_version)) {

		switch (ctx->catalog->caps->ubwc_version) {

		case DPU_HW_UBWC_VER_10:

			/* TODO: UBWC v1 case */

			break;

		case DPU_HW_UBWC_VER_20:

			fast_clear = fmt->alpha_enable ? BIT(31) : 0;

			DPU_REG_WRITE(c, SSPP_UBWC_STATIC_CTRL,

					fast_clear | (ctx->mdp->ubwc_swizzle) |

					(ctx->mdp->highest_bank_bit << 4));

			break;

		case DPU_HW_UBWC_VER_30:

			DPU_REG_WRITE(c, SSPP_UBWC_STATIC_CTRL,

					BIT(30) | (ctx->mdp->ubwc_swizzle) |

					(ctx->mdp->highest_bank_bit << 4));

			break;

		case DPU_HW_UBWC_VER_40:

			DPU_REG_WRITE(c, SSPP_UBWC_STATIC_CTRL,

					DPU_FORMAT_IS_YUV(fmt) ? 0 : BIT(30));

			break;

		}

	}

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.c

+0 −18
Original line number Diff line number Diff line
@@ -8,7 +8,6 @@ 
#include "dpu_kms.h"



#define SSPP_SPARE                        0x28

#define UBWC_STATIC                       0x144



#define FLD_SPLIT_DISPLAY_CMD             BIT(1)

#define FLD_SMART_PANEL_FREE_RUN          BIT(2)
@@ -249,22 +248,6 @@ static void dpu_hw_get_safe_status(struct dpu_hw_mdp *mdp, 
	status->sspp[SSPP_CURSOR1] = (value >> 26) & 0x1;

}



static void dpu_hw_reset_ubwc(struct dpu_hw_mdp *mdp, struct dpu_mdss_cfg *m)

{

	struct dpu_hw_blk_reg_map c;



	if (!mdp || !m)

		return;



	if (!IS_UBWC_20_SUPPORTED(m->caps->ubwc_version))

		return;



	/* force blk offset to zero to access beginning of register region */

	c = mdp->hw;

	c.blk_off = 0x0;

	DPU_REG_WRITE(&c, UBWC_STATIC, m->mdp[0].ubwc_static);

}



static void dpu_hw_intf_audio_select(struct dpu_hw_mdp *mdp)

{

	struct dpu_hw_blk_reg_map *c;
@@ -285,7 +268,6 @@ static void _setup_mdp_ops(struct dpu_hw_mdp_ops *ops, 
	ops->get_danger_status = dpu_hw_get_danger_status;

	ops->setup_vsync_source = dpu_hw_setup_vsync_source;

	ops->get_safe_status = dpu_hw_get_safe_status;

	ops->reset_ubwc = dpu_hw_reset_ubwc;

	ops->intf_audio_select = dpu_hw_intf_audio_select;

}

drivers/gpu/drm/msm/disp/dpu1/dpu_hw_top.h

+0 −7
Original line number Diff line number Diff line
@@ -126,13 +126,6 @@ struct dpu_hw_mdp_ops { 
	void (*get_safe_status)(struct dpu_hw_mdp *mdp,

			struct dpu_danger_safe_status *status);



	/**

	 * reset_ubwc - reset top level UBWC configuration

	 * @mdp: mdp top context driver

	 * @m: pointer to mdss catalog data

	 */

	void (*reset_ubwc)(struct dpu_hw_mdp *mdp, struct dpu_mdss_cfg *m);



	/**

	 * intf_audio_select - select the external interface for audio

	 * @mdp: mdp top context driver

CRA Git | Maintained and supported by SUSTech CRA and CCSE