Commit 541b6e6e authored by Florian Fainelli's avatar Florian Fainelli
Browse files

dt-bindings: bus: Document breakpoint interrupt for gisb-arb



The GISB arbiter can have a third and optional interrupt to handle GISB
breakpoints.

Signed-off-by: default avatarFlorian Fainelli <f.fainelli@gmail.com>
parent 10e7dd54
Loading
Loading
Loading
Loading
+2 −1
Original line number Diff line number Diff line
@@ -10,7 +10,8 @@ Required properties:
    "brcm,bcm7038-gisb-arb" for 130nm chips
- reg: specifies the base physical address and size of the registers
- interrupts: specifies the two interrupts (timeout and TEA) to be used from
  the parent interrupt controller
  the parent interrupt controller. A third optional interrupt may be specified
  for breakpoints.

Optional properties: