Commit 47d979ec authored by David Daney's avatar David Daney Committed by Ralf Baechle
Browse files

MIPS: Hook Cavium OCTEON cache init into cache.c 



Follow precedent of other boards, and hook-up the CPU specific cache
init.

Signed-off-by: default avatarTomaso Paoletti <tpaoletti@caviumnetworks.com>
Signed-off-by: default avatarDavid Daney <ddaney@caviumnetworks.com>
Signed-off-by: default avatarRalf Baechle <ralf@linux-mips.org>
parent 0dd4781b

arch/mips/include/asm/cpu-features.h

+3 −0
Original line number Diff line number Diff line
@@ -38,6 +38,9 @@ 
#ifndef cpu_has_tx39_cache

#define cpu_has_tx39_cache	(cpu_data[0].options & MIPS_CPU_TX39_CACHE)

#endif

#ifndef cpu_has_octeon_cache

#define cpu_has_octeon_cache	0

#endif

#ifndef cpu_has_fpu

#define cpu_has_fpu		(current_cpu_data.options & MIPS_CPU_FPU)

#define raw_cpu_has_fpu		(raw_current_cpu_data.options & MIPS_CPU_FPU)

arch/mips/mm/cache.c

+6 −0
Original line number Diff line number Diff line
@@ -182,6 +182,12 @@ void __devinit cpu_cache_init(void) 
		tx39_cache_init();

	}



	if (cpu_has_octeon_cache) {

		extern void __weak octeon_cache_init(void);



		octeon_cache_init();

	}



	setup_protection_map();

}

CRA Git | Maintained and supported by SUSTech CRA and CCSE