Commit 44287b71 authored by Boyuan Zhang's avatar Boyuan Zhang Committed by Alex Deucher
Browse files

drm/amdgpu: add system interrupt mask for jrbc 



Add new mask for enabling system interrupt for jrbc.

Signed-off-by: default avatarBoyuan Zhang <boyuan.zhang@amd.com>
Acked-by: Leo Liu <leo.liu at amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent 87098908

drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_sh_mask.h

+2 −0
Original line number Diff line number Diff line
@@ -982,6 +982,8 @@ 
#define UVD_MASTINT_EN__VCPU_EN_MASK                                                                          0x00000002L

#define UVD_MASTINT_EN__SYS_EN_MASK                                                                           0x00000004L

#define UVD_MASTINT_EN__INT_OVERRUN_MASK                                                                      0x007FFFF0L

//UVD_SYS_INT_EN

#define UVD_SYS_INT_EN__UVD_JRBC_EN_MASK                                                                      0x00000010L

//JPEG_CGC_CTRL

#define JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT                                                                  0x0

#define JPEG_CGC_CTRL__JPEG2_MODE__SHIFT                                                                      0x1

CRA Git | Maintained and supported by SUSTech CRA and CCSE