Commit 87098908 authored by Boyuan Zhang's avatar Boyuan Zhang Committed by Alex Deucher
Browse files

drm/amdgpu: add system interrupt register offset header 



Add new register offset for enabling system interrupt.

Signed-off-by: default avatarBoyuan Zhang <boyuan.zhang@amd.com>
Acked-by: Leo Liu <leo.liu at amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent eb4f6999

drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h

+2 −0
Original line number Diff line number Diff line
@@ -307,6 +307,8 @@ 
#define mmUVD_LMI_CTRL2_BASE_IDX                                                                       1

#define mmUVD_MASTINT_EN                                                                               0x0540

#define mmUVD_MASTINT_EN_BASE_IDX                                                                      1

#define mmUVD_SYS_INT_EN                                                                               0x0541

#define mmUVD_SYS_INT_EN_BASE_IDX                                                                      1

#define mmJPEG_CGC_CTRL                                                                                0x0565

#define mmJPEG_CGC_CTRL_BASE_IDX                                                                       1

#define mmUVD_LMI_CTRL                                                                                 0x0566

CRA Git | Maintained and supported by SUSTech CRA and CCSE