drivers/clk/at91/clk-programmable.c
0 → 100644
+366
−0
+15
−0
+9
−0
Loading
Gitlab 现已全面支持 git over ssh 与 git over https。通过 HTTPS 访问请配置带有 read_repository / write_repository 权限的 Personal access token。通过 SSH 端口访问请使用 22 端口或 13389 端口。如果使用CAS注册了账户但不知道密码,可以自行至设置中更改;如有其他问题,请发邮件至 service@cra.moe 寻求协助。
This patch adds new at91 programmable clocks implementation using common clk framework. A programmable clock is a clock which can be exported on a given pin to clock external devices. Each programmable clock is given an id (from 0 to 8). The number of available programmable clocks depends on the SoC you're using. Programmable clock driver only implements the clock setting (clock rate and parent setting). It must be chained to a system clock in order to enable/disable the generated clock. The PCKX pins used to output the clock signals must be assigned to the appropriate peripheral (see atmel's datasheets). Signed-off-by:Boris BREZILLON <b.brezillon@overkiz.com> Acked-by:
Mike Turquette <mturquette@linaro.org> Signed-off-by:
Nicolas Ferre <nicolas.ferre@atmel.com>
CRA Git | Maintained and supported by SUSTech CRA and CCSE