Commit 1efe85c9 authored by Leonard Crestez's avatar Leonard Crestez Committed by Shawn Guo
Browse files

arm64: dts: imx8m: Add ddr-pmu nodes 



The same ddr perfomance counter IP from 8qxp is also available on imx8m
series so add it to dts.

Tested with `perf stat` and `memtester` on imx8mm-evk and obtained
plausible results.

Signed-off-by: default avatarLeonard Crestez <leonard.crestez@nxp.com>
Acked-by: default avatarFrank Li <frank.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent ef4c47ab

arch/arm64/boot/dts/freescale/imx8mm.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -831,5 +831,12 @@ 
			interrupt-controller;

			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

		};



		ddr-pmu@3d800000 {

			compatible = "fsl,imx8mm-ddr-pmu", "fsl,imx8m-ddr-pmu";

			reg = <0x3d800000 0x400000>;

			interrupt-parent = <&gic>;

			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;

		};

	};

};

arch/arm64/boot/dts/freescale/imx8mq.dtsi

+7 −0
Original line number Diff line number Diff line
@@ -1051,5 +1051,12 @@ 
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			interrupt-parent = <&gic>;

		};



		ddr-pmu@3d800000 {

			compatible = "fsl,imx8mq-ddr-pmu", "fsl,imx8m-ddr-pmu";

			reg = <0x3d800000 0x400000>;

			interrupt-parent = <&gic>;

			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;

		};

	};

};

CRA Git | Maintained and supported by SUSTech CRA and CCSE