Commit ef4c47ab authored by Li Jun's avatar Li Jun Committed by Shawn Guo
Browse files

arm64: dts: imx8mm-evk: enable usb1 and typec support 



USB1 port has typec connector with power delivery support:
- Dual data role: host and device.
- Dual power role: source and sink, prefer power sink.

Signed-off-by: default avatarLi Jun <jun.li@nxp.com>
Signed-off-by: default avatarShawn Guo <shawnguo@kernel.org>
parent 8b01840e

arch/arm64/boot/dts/freescale/imx8mm-evk.dts

+65 −0
Original line number Diff line number Diff line
@@ -5,6 +5,7 @@ 


/dts-v1/;



#include <dt-bindings/usb/pd.h>

#include "imx8mm.dtsi"



/ {
@@ -115,6 +116,21 @@ 
	status = "okay";

};



&usbotg1 {

	dr_mode = "otg";

	hnp-disable;

	srp-disable;

	adp-disable;

	usb-role-switch;

	status = "okay";



	port {

		usb1_drd_sw: endpoint {

			remote-endpoint = <&typec1_dr_sw>;

		};

	};

};



&usdhc2 {

	pinctrl-names = "default", "state_100mhz", "state_200mhz";

	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
@@ -257,6 +273,42 @@ 
	};

};



&i2c2 {

	clock-frequency = <400000>;

	pinctrl-names = "default";

	pinctrl-0 = <&pinctrl_i2c2>;

	status = "okay";



	ptn5110: tcpc@50 {

		compatible = "nxp,ptn5110";

		pinctrl-names = "default";

		pinctrl-0 = <&pinctrl_typec1>;

		reg = <0x50>;

		interrupt-parent = <&gpio2>;

		interrupts = <11 8>;

		status = "okay";



		port {

			typec1_dr_sw: endpoint {

				remote-endpoint = <&usb1_drd_sw>;

			};

		};



		typec1_con: connector {

			compatible = "usb-c-connector";

			label = "USB-C";

			power-role = "dual";

			data-role = "dual";

			try-power-role = "sink";

			source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;

			sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)

				     PDO_VAR(5000, 20000, 3000)>;

			op-sink-microwatt = <15000000>;

			self-powered;

		};

	};

};



&iomuxc {

	pinctrl-names = "default";
@@ -299,6 +351,13 @@ 
		>;

	};



	pinctrl_i2c2: i2c2grp {

		fsl,pins = <

			MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3

			MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3

		>;

	};



	pinctrl_pmic: pmicirq {

		fsl,pins = <

			MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
@@ -320,6 +379,12 @@ 
		>;

	};



	pinctrl_typec1: typec1grp {

		fsl,pins = <

			MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11	0x159

		>;

	};



	pinctrl_uart2: uart2grp {

		fsl,pins = <

			MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140

CRA Git | Maintained and supported by SUSTech CRA and CCSE