Skip to content
Commit ef0d3580 authored by Erwan Gouriou's avatar Erwan Gouriou Committed by Fabio Baltieri
Browse files

dts: stm32wba: Add RNG node 



Add RNG node, configured to use 48MHz clock from PLL_Q.
Configured with NIST parameters.

Signed-off-by: default avatarErwan Gouriou <erwan.gouriou@st.com>
parent 3fba8249
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE