Skip to content
Commit e55fb88b authored by Daniel Leung's avatar Daniel Leung Committed by Anas Nashif
Browse files

soc: intel_adsp/ace: update clock rate



The clock rates for ACE series of Intel Audio DSP have changed.
The values come from the SOF project in their board configs.

CONFIG_XTENSA_CCOUNT_HZ is also set so the arch timing test
can pass.

Signed-off-by: default avatarDaniel Leung <daniel.leung@intel.com>
parent 57c27cd7
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment