Skip to content
Commit e36d4faf authored by Robert Hancock's avatar Robert Hancock Committed by Benjamin Cabé
Browse files

arch: arm: cortex_a_r: Cortex-R5 has I/D caches 



Cortex-R5 has instruction and data caches present so update Kconfig
accordingly.

Signed-off-by: default avatarRobert Hancock <robert.hancock@calian.com>
parent d7d6038c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE