Skip to content
Commit e039b8d5 authored by Michael Hope's avatar Michael Hope Committed by Benjamin Cabé
Browse files

drivers: clock_control: set the flash wait state to match the RM 



The flash latency needs to be configured before switching to the high
speed clock. Set the latency based on the CH32V003 and CH32V00x
reference manual.

Signed-off-by: default avatarMichael Hope <michaelh@juju.nz>
parent 3dbf0806
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE