Skip to content
Commit dfc4c3f8 authored by Bradley Bolen's avatar Bradley Bolen Committed by Stephanos Ioannidis
Browse files

soc: arm: xilinx_zynqmp: Enable the VFP 



This SoC supports vfpv3-d16 with single and double precision and 16
64-bit registers.

Signed-off-by: default avatarBradley Bolen <bbolen@lexmark.com>
parent 88ba97fe
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE