Skip to content
Commit d7141c96 authored by Khor Swee Aun's avatar Khor Swee Aun Committed by Anas Nashif
Browse files

codeowners: Add code owner for INTEL FPGA Nios V/g 



Add code owner for INTEL FPGA Nios V/g dts, SoC and board.

Signed-off-by: default avatarKhor Swee Aun <swee.aun.khor@intel.com>
parent d4df89ab
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE