Skip to content
Commit d5ead50f authored by Henrik Brix Andersen's avatar Henrik Brix Andersen Committed by Benjamin Cabé
Browse files

soc: st: stm32: h7x: enable cache management by default 



Enable cache management by default on Cortex-M7 of the STM32H7x
series. Remove cache management enablement from the ST STM32H7B3I-DK
development board.

Signed-off-by: default avatarHenrik Brix Andersen <henrik@brixandersen.dk>
parent 8af9d1a5
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE