Skip to content
Commit d27cdd1a authored by Ederson de Souza's avatar Ederson de Souza Committed by Anas Nashif
Browse files

drivers/timer: Use correct timer for CPU in SMP Risc-V 



With SMP, it shouldn't be assumed that there's only one CPU to set
timers.

Signed-off-by: default avatarEderson de Souza <ederson.desouza@intel.com>
parent d9ab3557
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE