Skip to content
Commit d0a3a50f authored by Yong Cong Sin's avatar Yong Cong Sin Committed by Carles Cufí
Browse files

dts: riscv: add a SoC dtsi for Renode RISC-V Virt SoC 



RISCV32 simulation dtsi for Renode.

Signed-off-by: default avatarYong Cong Sin <ycsin@meta.com>
parent 2f515d26
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE