Skip to content
Commit cafcf9a4 authored by Henrik Brix Andersen's avatar Henrik Brix Andersen Committed by Carles Cufí
Browse files

soc: arm: nxp: lpc55xxx: Change PLL1 frequency to 144 MHz 



Reduce the main clock frequency from 150MHz to 144MHz which allows meeting
the full range of CAN bitrates.

Fixes: #60811

Signed-off-by: default avatarHenrik Brix Andersen <hebad@vestas.com>
parent 84295984
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE