Skip to content
Commit c880db17 authored by Dylan Hung's avatar Dylan Hung Committed by Carles Cufí
Browse files

cache: Add Aspeed AST10x0 external cache driver



The CPU in Aspeed AST10x0 SOC is a ARM Cortex-M4 which doesn't internal
cache memory.  Aspeed implements an integrated system level cache to
accelerate instruction and data memory accesses.

Signed-off-by: default avatarDylan Hung <dylan_hung@aspeedtech.com>
parent 46ff553b
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment