Skip to content
Commit b6bbc466 authored by Etienne Carriere's avatar Etienne Carriere Committed by Benjamin Cabé
Browse files

tests: drivers: core clock controls for stm32n6 series 



Add core clock configuration tests for STM32N6 series boards.
These tests covers CPU clock, system clock, PERCLK and LSE/HSE CSS
configuration.

Signed-off-by: default avatarEtienne Carriere <etienne.carriere@st.com>
parent a4e00505
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE