Skip to content
Commit b2b6b9be authored by Georgij Cernysiov's avatar Georgij Cernysiov Committed by Benjamin Cabé
Browse files

soc: st: h7: m7: remove voltage scale setting 



The voltage scaling is set during h7 clock initialization.

Signed-off-by: default avatarGeorgij Cernysiov <geo.cgv@gmail.com>
parent f6d11a51
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE