Skip to content
Commit b18309c0 authored by Robert Winkler's avatar Robert Winkler Committed by Anas Nashif
Browse files

boards: doc: Add information about generating litex_vexriscv SoC 



This commit adds more information about the litex_vexrscv board
target, including references to related projects and instruction
about generating bitstream for the Digilent Arty A7-35T Board.

Signed-off-by: default avatarRobert Winkler <rwinkler@antmicro.com>
parent b827f4d3
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE