Skip to content
Commit a1665cbf authored by Jimmy Zheng's avatar Jimmy Zheng Committed by Fabio Baltieri
Browse files

soc: riscv: andes_v5: refine Andes L2 cache 



Refine source code and flush all I/D-Cache before update L2 cache register.

Signed-off-by: default avatarJimmy Zheng <jimmyzhe@andestech.com>
parent 65edd843
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE