Skip to content
Commit 9eca65de authored by Andy Ross's avatar Andy Ross Committed by Maureen Helm
Browse files

soc/intel_adsp: Correct LP-SRAM sizes in DTS



Everything I can find as a reference says that the LP-SRAM block on
these devices is 64kb, and direct experimentation with cAVS 1.5 and
2.5 agrees.  Access to areas beyond 64k hangs the DSP (it should cause
a PIF fault I guess, but the exception never gets trapped, that's
probably a different problem).

Fix this in devicetree to reflect what actually works.  It's not clear
where the 128k values came from; if they're not typos we can correct
that when we find better docs.

Signed-off-by: default avatarAndy Ross <andrew.j.ross@intel.com>
parent 35f906e6
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment