Skip to content
Commit 9a27cc38 authored by TLIG Dhaou's avatar TLIG Dhaou Committed by Carles Cufí
Browse files

drivers: clock_control: clock stm32 set up the hsi div clock source 




Add the hsi divider as a clock source when is ready.


Signed-off-by: default avatarTLIG Dhaou <dhaou.tlig-ext@st.com>
parent 0df7203a
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE