drivers: clock_control: fix PLL input frequency
Updated the PLL input frequency calculation to include
division by the HSI clock divider.
Enable HSI divider using LL_RCC_HSI_EnableDivider().
Signed-off-by:
Khaoula Bidani <khaoula.bidani-ext@st.com>
Loading
Please sign in to comment