Commit 95728178 authored by Francois Ramu's avatar Francois Ramu Committed by Benjamin Cabé
Browse files

include: bindings: stm32wba clock domain definition 

Add the clock domain definition for the stm32wba CCIPR

Signed-off-by: default avatarFrancois Ramu <francois.ramu@st.com>
parent 0771d55d

include/zephyr/dt-bindings/clock/stm32wba_clock.h

+6 −1
Changes for include/zephyr/dt-bindings/clock/stm32wba_clock.h: 6 added lines, 1 removed line.
Original line number Diff line number Diff line
@@ -10,7 +10,8 @@ 


/** Peripheral clock sources */



/* RM0493, Figure 30, clock tree */

/* RM0493, Figure 34, clock tree */

/* RM0515, Figure 36, clock tree */



/** System clock */

/* defined in stm32_common_clocks.h */
@@ -56,7 +57,11 @@ 
/** CCIPR1 devices */

#define USART1_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 0, CCIPR1_REG)

#define USART2_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 2, CCIPR1_REG)

#define USART3_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 4, CCIPR1_REG)

#define I2C1_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 10, CCIPR1_REG)

#define I2C2_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 12, CCIPR1_REG)

#define I2C4_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 14, CCIPR1_REG)

#define SPI2_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 16, CCIPR1_REG)

#define LPTIM2_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 18, CCIPR1_REG)

#define SPI1_SEL(val)		STM32_DT_CLOCK_SELECT((val), 3, 20, CCIPR1_REG)

#define SYSTICK_SEL(val)	STM32_DT_CLOCK_SELECT((val), 3, 22, CCIPR1_REG)

CRA Git | Maintained and supported by SUSTech CRA and CCSE