Skip to content
Commit 933bd0e5 authored by TLIG Dhaou's avatar TLIG Dhaou Committed by Carles Cufí
Browse files

tests: drivers: clock_control: stm32_clock_configuartion add testcases 




Add testcases when hsi used with the hsi div as system clock source.

Signed-off-by: default avatarTLIG Dhaou <dhaou.tlig-ext@st.com>
parent dcc5f037
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE