Skip to content
Commit 7f06af6b authored by Georgij Cernysiov's avatar Georgij Cernysiov Committed by Carles Cufí
Browse files

tests: drivers: clock_control: stm32: test H7 PLL2_P SPI1 



Tests PLL2_P clock source for the SPI1 (SPI123SEL).

Signed-off-by: default avatarGeorgij Cernysiov <geo.cgv@gmail.com>
parent 77915513
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE