Skip to content
Commit 7ac7a0e0 authored by Ren Chen's avatar Ren Chen Committed by Johan Hedberg
Browse files

soc: ite: it8xxx2: increase sspi_clk and fix clock divisor setting 



This commit raises the sspi clock from 24MHz to 48MHz and
corrects the clock divisor setting for it82xx2 chips.

Signed-off-by: default avatarRen Chen <Ren.Chen@ite.com.tw>
parent 4f413d85
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE