Skip to content
Commit 79f86ad3 authored by Anas Nashif's avatar Anas Nashif
Browse files

intel_adsp: some SoCs boot core0 differently 



Make the boot process CAVS specific.

Signed-off-by: default avatarAnas Nashif <anas.nashif@intel.com>
parent 6e10011f
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE