Skip to content
Commit 78233807 authored by Maciek Borzecki's avatar Maciek Borzecki Committed by Anas Nashif
Browse files

boards/stm32_mimi_a15: enable 72MHz system clock by default 



Enable 72MHz SYSCLK by default. We use the fact that there is an
on-board 8MHz quartz oscillator available as HSE clock signal. Make sure
not to exceed 36MHz clock limit on APB1.

Change-Id: I9ebc2144910253e68cd8a9b078884852f01c2cab
Signed-off-by: default avatarMaciej Borzecki <maciek.borzecki@gmail.com>
parent 5b8c5fcc
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE