Commit 7802fffc authored by Jimmy Zheng's avatar Jimmy Zheng Committed by Anas Nashif
Browse files

drivers: interrupt_controller: nuclei_eclic: do not modifiy trap entry 



RISC-V trap entry is handled in soc/common/riscv-privileged/vector.S.
Remove the redundant modification in CLIC driver.

Signed-off-by: default avatarJimmy Zheng <jimmyzhe@andestech.com>
parent f989ed94

drivers/interrupt_controller/intc_nuclei_eclic.c

+0 −5
Original line number Diff line number Diff line
@@ -83,9 +83,6 @@ struct CLICCTRL { 
	volatile uint8_t INTCTRL;

};



/** ECLIC Mode mask for MTVT CSR Register */

#define ECLIC_MODE_MTVEC_Msk   3U



/** CLIC INTATTR: TRIG Mask */

#define CLIC_INTATTR_TRIG_Msk  0x3U
@@ -178,8 +175,6 @@ static int nuclei_eclic_init(const struct device *dev) 
		ECLIC_CTRL[i] = (struct CLICCTRL) { 0 };

	}



	csr_write(mtvec, ((csr_read(mtvec) & 0xFFFFFFC0) | ECLIC_MODE_MTVEC_Msk));



	nlbits = ECLIC_CFG.b.nlbits;

	intctlbits = ECLIC_INFO.b.intctlbits;

	max_prio = mask8(intctlbits - nlbits);

CRA Git | Maintained and supported by SUSTech CRA and CCSE