soc/riscv32: Make clock init code common to SoC

The HiFive1 and HiFive1 Rev B share the same clock initialization
code, so put it in soc/riscv32/riscv-privilege/sifive-freedom.

Signed-off-by: Nathaniel Graff <nathaniel.graff@sifive.com>