Skip to content
Commit 737dccec authored by Carlo Caione's avatar Carlo Caione Committed by Stephanos Ioannidis
Browse files

riscv: Move syscall parameter from a7 to t0 



To prepare for RV32E support.

Signed-off-by: default avatarCarlo Caione <ccaione@baylibre.com>
parent e05a1e39
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment

CRA Git | Maintained and supported by SUSTech CRA and CCSE